

Chapter 7: THE PENTIUM MICROPROCESSORS.

SECTION-II (SHORT QUESTIONS)

1. Salient features of 80186 / 80188 microprocessors

- The Intel 80186 (and variant Intel 80188) are 16-bit microprocessors with a 16-bit external data bus (for 80186) and 20-bit address bus, allowing direct access to 1 MB (2^{20}) of memory.
- The internal register structure is almost identical to the earlier 8086, but 80186 integrates additional on-chip hardware: programmable interrupt controller, timers, DMA channels, chip-select logic, wait-state generator, etc. This reduces the need for many external support chips.
- Because of this integration, 80186 was often used in embedded systems and microcontrollers rather than typical PC desktops.

2. Main characteristics of 80386 Processor

- The Intel 80386 is a 32-bit microprocessor with 32-bit data and address buses. It can address up to 4 GB of physical memory and — with segmentation + paging — a very large virtual memory (theoretically up to 64 TB).
- It supports three operating modes: real mode, protected mode (with advanced protection and segmentation), and virtual-8086 mode (allowing older 16-bit applications to run under protected mode).
- It includes an on-chip Memory Management Unit (MMU), which supports segmentation and paging — enabling virtual memory, task switching, and finer memory protection.

3. Main characteristics of 80486 Processor

- The Intel 80486 is a full 32-bit microprocessor, upward compatible with 80386 instruction set, but with major improvements: it integrates a floating-point unit (FPU) on-chip, eliminating need for external FPU.
- It adds an on-chip unified L1 cache (for instructions and data) — typically 8 KB — speeding up instruction fetch and data access.
- It uses pipelining (e.g. a five-stage instruction pipeline) and improved on-chip cache and bus transfers, enabling many instructions to execute in a single clock or fewer cycles when data is cached.

4. Main characteristics of Pentium IV Processor

- The Intel Pentium 4 is based on the NetBurst microarchitecture; it supports high clock frequencies (typically up to ~3.8 GHz) and has larger caches (L1 + larger L2) to feed the fast CPU.
- It supports modern instruction set extensions (beyond older x86) — for example MMX, SSE, SSE2, SSE3 (in later versions) — which help accelerate multimedia, multimedia-related calculations, and parallel data processing.
- Its microarchitecture emphasizes high throughput via deep pipelines and fast bus/subsystem speed — trading off per-cycle work efficiency for very high clock rates, meaning peak performance comes from high frequency plus efficient caching and memory subsystem.

5. Main characteristics of Pentium III Processor

- The Intel Pentium III belongs to the IA-32 family and is based on the P6 microarchitecture. It introduced the SIMD instruction set extension SSE which boosts floating-point and parallel data operations — helpful for multimedia, graphics, etc.
- It features on-chip L1 cache (e.g. 32 KB in many models — split between data and instructions) and reasonably large L2 cache (128–512 KB), which improves data/instruction throughput.
- Its memory streaming, cache management, and instruction-issue architecture were optimized to balance performance, cost and clock frequency, making it efficient for both integer and floating-point workloads compared to older CPUs

6. What is the function of VIP Flag in Pentium Processor?

The VIP (Virtual Interrupt Pending) flag is part of the EFLAGS register on Pentium-class processors. It works together with the VIF (Virtual Interrupt Flag) to support virtualization of interrupts in a multitasking or virtual-8086 environment. Specifically, VIP is set when an interrupt is pending but

masked in the virtual environment — letting the OS or virtual machine know an interrupt is waiting without delivering it immediately.

7. What are special Pentium Registers?

Special registers in Pentium (and other x86 CPUs) include control registers (e.g. CR0, CR3, etc.), which control paging, caching, protection; segment registers; debug and test registers; and flags in EFLAGS (including special ones like VIP, VIF, ID). These go beyond general-purpose registers (like EAX, EBX, etc.) and are used for system-level tasks: memory management, caching policy, privilege control, interrupt handling.

8. Define paging unit.

A paging unit is hardware within a CPU (or MMU) that implements translation between virtual (linear) addresses and physical addresses using fixed-size pages. It divides memory into pages (e.g. 4 KB) and uses page tables to map virtual page numbers to physical frame numbers. This enables virtual memory, memory protection, and flexible memory allocation.

9. What is a memory management unit?

A memory management unit (MMU) is a component — often integrated into a CPU — that handles virtual-to-physical address translation, memory protection, paging, segmentation, and related tasks. It allows programs to use virtual addresses, supports virtual memory, isolation between programs, and efficient memory management.

10. Enlist the new Pentium Instructions

Among the new instructions introduced (on the original Pentium and successors) are: CMPXCHG8B, CPUID, BSWAP, XADD — instructions that were not available on older 80386.

11. Function of “CMPXCHG8B” instruction

CMPXCHG8B compares a 64-bit value in the register pair EDX:EAX with the 64-bit value at a memory location (destination). If they are equal, it writes the value from ECX:EBX into that memory location and sets the zero flag (ZF). If not equal, it loads the memory value into EDX:EAX and clears ZF. This enables atomic compare-and-exchange of 64-bit data — useful in multithreading/synchronization.

12. Function of “RSM” instruction

The RSM (Resume from System Management Mode) instruction is used to return from System Management Mode (SMM) — a special CPU mode for handling system-level tasks (power management, security, etc.) — back to the previously executing mode. On the Pentium, SMM is supported, and RSM restores the saved CPU state so normal execution continues.

SECTION-III (LONG QUESTIONS — Summaries + Examples)

1. Discuss Pentium Memory Management.

Pentium's memory management retains the segmentation and paging mechanisms inherited from 80386/80486, but enhances the paging unit: besides standard 4 KB pages, Pentium can support 4 MB pages (using the PSE bit in CR0).

This reduces the size of page tables significantly when large contiguous memory blocks are used — beneficial in systems with large memory, reducing overhead.

Pentium also adds a new mode — System Management Mode (SMM) — which operates alongside real, protected and virtual-8086 modes. SMM is used for system-level tasks (power management, security) and the CPU uses instructions like RSM to exit SMM.

2. Describe the functions of four new Pentium flags.

Here are four new flags that Pentium introduced (in addition to traditional EFLAGS bits):

- **VIP (Virtual Interrupt Pending):** Indicates a masked interrupt is pending in virtual-8086 or multitasking environment — used to support virtualized interrupt handling.
- **VIF (Virtual Interrupt Flag):** Together with VIP, allows virtualization of the processor's interrupt-enabled flag (IF). Instead of real IF, OS or virtual machine can use VIF to manage interrupts without disturbing real-mode software.
- **ID (Identification Flag):** This flag allows a software program to determine whether the CPU supports the CPUID instruction. If the program can modify this flag, CPUID is supported.
- (Although you asked for four, the third common flag often cited is VIF — we already included both VIP and VIF — so more broadly among Pentium-specific EFLAGS additions include ID, VIP, VIF.)

These flags help with virtualization, feature detection, and more flexible interrupt/privilege management in multitasking or protected environments.

3. Enlist new Pentium instructions and describe function of each instruction.

Here are some of the new instructions introduced with Pentium (or early Pentium-class) and what they do:

- **CMPXCHG8B** — atomic compare-and-exchange of 8-byte (64-bit) memory operand: compares EDX:EAX with memory; if equal, stores ECX:EBX; otherwise loads memory into EDX:EAX. Useful for multi-thread synchronization.
- **CPUID** — returns CPU identification information (vendor, model, features supported, etc.), allowing software to detect CPU capabilities at runtime. The presence of ID flag lets software test support.
- **XADD** — performs an atomic exchange and add: it adds a source to destination and stores original destination in source. This and related atomic instructions help in multiprocessor and multitasking synchronization.
- **BSWAP** — byte-swap instruction: reverses byte order in a register (e.g., converts little-endian to big-endian or vice versa), useful for data manipulation and endian conversions.

These instructions extend the processor's capability for multi-threading, system introspection, low-level control, and data manipulation.

4. Discuss summary of growth from 80186 to 80486.

- The journey begins with the 16-bit 80186/80188: these were basically enhanced 8086 chips with built-in peripheral support (timers, interrupt controller, DMA, chip-select logic), suitable for embedded systems but limited to 1 MB memory and simple segmented memory.
- Then comes the 80386, a major leap: moving to full 32-bit architecture, with 32-bit data/address buses, on-chip MMU supporting segmentation + paging, ability to address up to 4 GB physical and very large virtual memory, supporting virtual-8086 mode and multitasking — enabling modern operating systems.
- Finally 80486 extended 80386 by integrating a floating-point unit (no external FPU needed), adding on-chip cache, pipelining, and increasing execution speed so many instructions execute faster (some in single cycles when cached). This integration and performance boost made 80486 a practical high-performance CPU for general-purpose PCs.

Thus — from simple 16-bit microcontroller-style chips to full 32-bit protected-mode CPUs with paging, caching and integrated FPU — this growth enabled the transition from early DOS-era machines to modern operating systems and applications.